

# The Design of Novel XORGATE

Ravi Tiwari<sup>1</sup>, Chinmay Chandrakar<sup>2</sup>, Aparajita<sup>3</sup>, Anil Sahu<sup>4</sup>

*1(Department of electronics and telecommunication Shri shankaracharya technical campus,bhilai india)*

*2(Department of electronics and telecommunication Shri shankaracharya technical campus,bhilai india)*

*3(Department of electronics and telecommunication Shri shankaracharya technical campus,bhilai india)*

*4(Department of electronics and telecommunication biet,hydrabad india)*

Submitted: 10-04-2022

Revised: 26-04-2022

Accepted: 28-04-2022

**ABSTRACT:** Quantum Dot Cellular Automata (QCA) is the latest emerging technology. This technology is coming as a successful alternative to CMOS (Complementary Metal Oxide Semiconductor) technology. Nowadays in this technical era, we are used to gadgets. The best part of the technical platform is considered according to its power consumption or power dissipation parameter. In this context, QCA has proved itself the best alternative to CMOS. The Digital Logic Circuits are mainly designed QCA. These circuits consume very low power. This is the main key issue of the CMOS platform which is resolved by QCA. There are some best features of QCA that are attracting the attention of lots of researchers. The QCA is used for nanoscale devices. This platform is known for ultra-low power consumption, high packing density, and High-Speed small size. The Basic circuits which act as a fundamental platform are inverter and majority Gate. The design proposed is a parity generator and parity checker circuit. These circuits are used in nano communication for error detection and correction in the message.

**KEYWORDS:** QUANTUM-DOT-CELLULAR AUTOMATA, QCA, NANOTECHNOLOGY

## I. INTRODUCTION

How can we fastly connect with a new topic of technology research? Well; it depends on our technical senses that how we creatively carve out the best possible, positive aspects. It is well understood that the development of any technology is based on the applications and users. The CMOS platform is based on transistors. It is a type of metal oxide semiconductor field-effect transistor fabrication process. It uses IC chips to construct analog circuits. This platform has been the heart of the technical era since the 1960s, after that lots of researchers have worked bitterly on this platform. The CMOS (complementary metal-oxide-semiconductor) has also been a part of lots of

technical issues, due to its circuitry components.

The QCA is one of the most promising technology for a network. It has the potential to replace CMOS (Complementary Metal Oxide Semiconductor) technology. The production of chips using CMOS technology is scaling down nowadays. The QCA is transistor-less technology and is purely based on the electron energy. The most interesting quality of QCA

is extremely low power dissipation and consumption. The information flows in QCA without any flow of current.

The important features of QCA are

1. Extremely low power consumption
2. High Device packing density.
3. High speed in the order of THz
4. Enable realization of more Dense circuits with switching speed


The common computing modules are designed like adders, subtractors, multipliers, multiplexers. The common computing modules are redesigned like adders, subtractors, multipliers, multiplexers. The QCA (Quantum Dot Cellular Automata) is coming as a complete replacement of transistor-based circuits. This is due to its outstanding features that are ultra-low power consumption, less cell density. The circuit designing in this platform is very easy and easily accessible to generate outputs, from which we can understand that the design is working or not. It is highly scaled, uses binary information, less area, the e-waste is also very less. Due to its appealing several workers have been experienced the QCA to be, the best platform for designing digital circuits..

## II. BACKGROUND OF QCA


The QCA (Quantum Dot Cellular Automata) Technology was come into light in 1993. The fundamental unit of the quantum-

Dot Cellular Automata (QCA) technology is quantum cells. Quantum cells are the fundamental unit of this technology. We can term this new technology as a transistor-less technology. Due to its modern way of functioning, this platform is highlighted for its ultra-low power consumption. The other points for this platform to become a center of attraction is its high speed that is in the order of a few GHz and high packing density. This technology is based on Quantum cells. It is square, contains four

dots and two electrons. The electrons have coulombic interactions between them. The electrons occupy dots that are present on diametric sides. In CMOS (Complementary Metal Oxide Semiconductor), the voltage levels are used for binary computations. Whereas in QCA the location of the electrons inside the cell. The Binary computation is based on '0' and '1'. In QCA the cell polarization is used to represent '1' and '0'. The figure is shown below:



P = '-1'  
BINARY '0'



P = '+1'  
BINARY '1'

QCA cell uses specific polarization. This polarization depends on the electron's configuration. The particles or electrons tunnel between the dots mechanically. The electrons tunnel between the dots. This tunneling effect is responsible for the switching states. The switching state is carried out by the electrons. The information in the QCA cell travels due to coulombic

interaction. The information exchange between the cells. The input cells after getting the required input start working; by driving the neighboring cells. So this coulombic interaction between the electrons forces the input cell to a specific polarization. The figures shown below are about two different types of polarization of QCA cells.




Figure (1): INVERTER GATE




Figure (2): MAJORITY GATE

### CLOCKING

The clock signal is used to control the flow of data and input. There are several reasons for the use of clocking in the QCA circuit.

1. The clock signal controls the direction of the flow of information from input to output cell.
2. The clock signal is used to control the timing of QCA circuits. The timing in QCA circuits is controlled by quick switching and quick relaxation. The reason is that the

clocked cell relaxes faster than the cells which are not clocked.

3. The use of too many clocked QCA cells creates a KINK state.
4. The clocking creates pipelines. The QCA (Quantum Dot Cellular Automata) circuit splits into multiple specific zones.
5. These zones are clocked with multiple clock signals. By doing this the issue of KINK state is handled. The proposed XOR GATE design of


different cells and their output are shown below. The cells are reduced according to the variations of their output.

**WIREFCROSSING**

The wire crossing in QCA is a technique that allows the wire of QCA cells composed of one type to pass through the wire of QCA cells of another type perpendicularly. The Wire Crossing

**1. COPLANAR CROSSING**

This method uses two types of QCA wires. Both wires are perpendicular to each other. The cells used in the wires are of two types. One of the wires has rotating type cells and the other wire has non-



rotating type cells. This type of crossing is easily affected in the manufacturing process. This is the disadvantage of coplanar crossing.

**2. MULTI-PLANAR CROSSING**

This is the second type of strategy of wire crossing. In this strategy, one layer is crossed to another. There is enough distance between two wires. There is enough distance between two wires. Due to this distance, the leakage of the signal is prevented. The space between two wires creates a way to stack the cells. Multiple active QCA layers implement on top of each other. The third type of wire crossing is logical wire crossing.

**PARITY GENERATOR CIRCUIT**

The parity generator circuit proposed in the paper is based on XOR GATE. The XOR gate is a logic gate that gives output for an odd number of 1's input. The parity generator circuit is also known as an error detecting circuit. The error that occurs in the transmitted data, is checked by matching the transmitted data with the original data.

binary numbers is one. Then, one is added as a parity bit to make the sum zero.

As we know that the sum of bits in transmitted data is zero in an even parity generator.

**ODD PARITY GENERATOR CIRCUIT**

The odd parity generator circuit is used to check the counted number of 1's in the transmitted data is odd or not. The transmitted data has an even number of 1, then the sum of the binary numbers is zero. Now to correct this error 1 is added as a parity bit to make the sum one. As we know the sum of bits in transmitted data is one in an odd parity generator.

**EVEN PARITY GENERATOR CIRCUIT**


The even parity generator circuit is used to check the counted number of 1's in the transmitted data is even or not. The transmitted data has an odd number of, then the sum of the

in QCA cells can be done by using two different types of orientations of QCA wire. Both QCA wires are at 45 degrees to each other. The coulombic interactions between the dots are the same in both types of cells. The crossing point of different wire types produces no polarization. Therefore the signals on both the wires are preserved. There are methods to handle wire crossing in QCA.


#### UPDATED WORK DONE TILL NOW


A widespread study has been done in this context to achieve XOR Designs. The authors have studied deeply the signs of the exclusive-OR gate. The comparison table below shows the work done in this context. The proposed XOR GATE designs of different cells, and their outputs are shown below.

#### DESIGNS OF XOR GATE




#### OUTPUTS OF THE ABOVE SHOWN DESIGN





### PROPOSEDXOR GATE DESIGNS OF 6 CELLS



COMPARISONTABLE

| Circuit | Area(micrometersquare) | Cellcount | Clock   | Crossover   |
|---------|------------------------|-----------|---------|-------------|
| XOR1    | 0.09                   | 60        | 1.5     | coplanar    |
| XOR2    | 0.08                   | 54        | 1.5     | coplanar    |
| XOR3    | 0.06                   | 67        | 1.25    | coplanar    |
| XOR4    | 0.03                   | 37        | 1       | NotRequired |
| XOR5    | 0.0015                 | 10        | 3       | NotRequired |
| XOR6    | 0.0135                 | 9         | 0       | NotRequired |
| XOR7    | 0.0120                 | 8         | 0,1,2,3 | NotRequired |
| XOR8    | 0.0105                 | 7         | 0       | NotRequired |

|                  |       |   |   |              |
|------------------|-------|---|---|--------------|
| Proposed circuit | 0.090 | 6 | 0 | Not Required |
|------------------|-------|---|---|--------------|

### III. CONCLUSION AND FUTURE SCOPE OF THE QCA TECHNOLOGY BASED ON THE COMPARISON TABLE

The QCA (QUANTUM DOT CELLULAR AUTOMATA) technology is the latest upcoming technology which is transistorless and based on the energy of the electron. The circuit designed using this platform is of ultra-low power consumption. This is the reason it is proved as a new sunrise in technology. The CMOS despite a lot of drawbacks but it struggled a lot in meeting the interests of the researchers and proved best till now upholding drawbacks. The future of the technology can be seen secure on this platform as it is of ultra-low power consumption and due to transistorless technology so it is cheap to design and nano works can be done safely and efficiently with less waste.

#### REFERENCE

- [1]. K. Bernstein, R. K. Calvin, W. Porod, A. Seabaugh, and J. Weldster, "Device and architecture outlook for beyond CMOS switches," *Proceeding of the IEEE*, vol. 98, no. 12, pp. 2169-2184, 2010.
- [2]. P. K. Banopadhyay, "Moore's Law governs the silicon revolution" *Proceedings of the IEEE*, vol. 88, no. 1, pp. 78-81, 2002.
- [3]. N. Z. Haron and S. Hamdioui, "Why is CMOS scaling coming to an end?", in *Proceedings of the 2008 3rd International Design and Test Workshop*, pp. 98-103, Monastir Tunisia, December 2008.
- [4]. R. H. Dernard, F. H. Gaensslen, H. N. Yu, V. Leo Rideovt, E. Bassous, and A. R. Leblanc, "Design of non-implanted MOSFETs with very small physical dimensions," *IEEE Solid-State Circuits Society Newsletter*, vol. 12, no. 1, pp. 38-50, 2007.
- [5]. International Technology Roadmap for Semiconductors, "Process integration and structures (PIDS)," 2011, <http://www.itrs.net/Links/2011ITRS/Home2011.htm>.
- [6]. C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, "Quantum cellular automata," *Nanotechnology*, vol. 4, no. 1, pp. 49-57, 1993.
- [7]. G. L. Srinider, A. O. Orlov, I. Amlani et al, "Quantum-dot cellular automata: review and recent experiments (invited)," *Journal of Applied Physics*, vol. 85, no. 8, pp. 4283-4285, 1999.
- [8]. S. W. Kim, and E. E. Swartzlander, "Parallel multipliers for quantum-dot cellular automata," in *Proceedings of the 2009 IEEE Nanotechnology Materials and Devices Conference*, pp. 68-72, Traverse City, MI, USA, June 2009.
- [9]. S. W. Kim and E. E. Swartzlander, "Multipliers with coplanar crossings for automata," in *Proceedings of the 10th IEEE International Conference on Nanotechnology*, pp. 953-957, Seoul, Republic of Korea, August 2010.
- [10]. M. Balali, A. Rezai, H. Balali, F. Rabiei, and S. Emadi, "Towards coplanar quantum-dot cellular automata adders based on efficient three-input XOR gate," *Results in Physics*, vol. 7, pp. 1989-1995, 2017.
- [11]. T. N. Sasamal, A. K. Singh, and A. Mohan, "Efficient design of reversible ALU in quantum-dot cellular automata," *Optik*, vol. 127, no. 15, pp. 6172-6182, 2016.
- [12]. T. N. Sasamal, A. K. Singh, and U. Ghanekar, "Design of non-restoring binary array divider in majority logic-based QCA," *Electronics Letters*, vol. 52, no. 24, pp. 2001-2003, 2016.
- [13]. M. Kianpour and R. S. Nadooshan, "A novel modular decoder implementation in quantum-dot cellular automata (QCA)," in *Proceedings of the 2011 of the 2011 International Conference on Nanoscience, Technology and Societal Implications (NSTSI)*, pp. 1-5, Bhubneshwar, India, December 2011.
- [14]. M. Kianpour and R. S. Nadooshan, "A novel quantum-dot cellular automata X-bit X32-bit SRAM," *IEEE Transaction on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 3, pp. 827-836, 2016.
- [15]. P. P. Chougule, B. Sen, and T. D. Dongale, "Realization of processing in memory computing architecture using quantum-dot cellular automata," *Microprocessors and Microsystems*, vol. 52, pp. 49-58, 2017.
- [16]. C. S. Lent and G. L. Sinder, "The development of quantum-dot cellular automata: review and recent experiments (invited)," *Journal of Applied Physics*, vol. 85, no. 8, pp. 4283-4285, 1999.

- antum-dotcellularautomata,"inField-CoupledNanocomputing:ParadigmsProgress, andPerspectives,N.G.AndersonandS.Bhanja,Eds.pp.3-20,Springer,BerlinGermany,2014.
- [17]. S.Angizi,S.Sayedsalehi,A.Roohi,N.Bagherzadeh,,"DesignandVerificationofnewn-bitquantum-dotsynchronouscountersusingmajorityfunctionbasedJKflip-flops,"JournalofCircuitsSystems,andComputers,vol-24no.10,2015.
- [18].C.S.Lent and P.D.Tougaw, "A device architecture forcomputingwithquantumdots,"Proceedings oftheIEEE,vol.85,no. 4, pp.541-557, 1997.
- [19].V.Vankamamidi,M.Ottavi,andF.Lombardi,"Two-dimensional schemes for clocking/timing of QCA circuits."IEEETransactions on Computer-Aided Design of Integrated CircuitsandSystems,vol.27, no.1pp.34-44,2008
- [20]. W.W.Liu, M.O'Neil, and E.E.Swartzlander,Quant5um-DotCellularAutomata,2013.
- [21].L.Liang, L.Weiqiang,M.O'Neill, and E.E.Swartzlander,"QCA systolicarraydesign,"IEEETransactiononComputers,vol.62,no.3, pp. 548-560,2013.
- [22]. M.Bagherzadeh, "A novellow powerExclusive-ORviacelllevel-baseddesignfunctioninquantum-dotcellularautomata,"Journal of Computational Electronics, vol. 16, no.3,pp. 548-560, 2013. M. Niemier, A. Rodrigues, and P. Kogge, "Apotentiallyimplementableffpgaforquantum dotcellularautomata,"1st workshoponNONSiliconComputation,pp.38-45,2002.
- [24]. S.-H.Shin,J.-C.Jeon,andK.-Y.Yoo,"DesignofWire-Crossing Technique Based on Difference of Cell State inQuantum-DotCellularAutomata,"InternationalJournalofControlandAutomation,vol.7,pp. 153-164,2014.
- [25]. V.K.MishraandH.Thapliyal,"HeuristicBased Majority/Minority Logic Synthesis for Emerging Technologies,"presented at the 2017 30th International Conference on VLSIDesign and 2017 16th International Conference on EmbeddedSystems (VLSID),2017.
- [26]. E. Alkaldy, A. H. Majeed, M. S. bin Zainal, and BinMdNor,"Optimummultiplexerdesignin M. Ottavi, L. Schiano, F. Lombardi, and D. Tougaw,"HDLQ:AHDLenvironmentforQCA design,"J.Emerg.Technol.Comput. Syst.,vol.2, pp.243-261, 2006.
- [28]. E.Alkaldy,M.Eshghi,L.Kadhom,andK.Navi,"Quantum Dot Cellular Automata models using VHDL-AMS,"JournalofBabylonUniversity\_Iraq,vol .22,pp.54-59,2014.[29] S.C.Henderson,E.W.Johnson,J.R.Janulis, andP.D.Tougaw,"IncorporatingstandardCMOS designProcessmethodologiesintotheQCAlogicdesignprocess,"IEEETransactionson Nanotechnology,vol.3,pp.2-9,2004.
- [30]. J.Huang,M.Momenzadeh,L.Schiano,M.Ottavi,andF. Lombardi, "Tile-based QCA design using majority-like logicprimitives," J. Emerg. Technol. Comput. Syst., vol. 1, pp. 163-185, 2005.
- [31]. J.Huang,M.Momenzadeh,L.Schiano,andF.Lombardi, "Simulation-based design of modular QCA Circuits,"in 5th IEEE Conference on Nanotechnology, 2005., 2005, pp.533-536vol.2.
- [32]. H. Jing, M. Momenzadeh, and F. Lombardi, "DefectToleranceofQCATiles,"inProceedingsoftheDesignAutomation&TestinEuropeConference,2006,pp.1-6.[33] V. Vankamamidi, M. Ottavi, and F. Lombardi, "Tile-baseddesignofaserialmemory inQCA,"presentedattheProceedings of the 15th ACM Great Lakes symposium on VLSI,Chicago,Illinois,USA,2005.
- [34]. J.Huang,M.Momenzadeh,andF.Lombardi,"Designof sequential circuits by quantum-dot cellular automata,"Microelectronics Journal,vol.38,pp.525-537,2007.
- [35]. M. Momenzadeh, J. Huang, and F. Lombardi, "Defectcharacterization and tolerance of QCA sequential devices andcircuits," in 20th IEEE International Symposium on Defect andFaultToleranceinVLSI Systems(DFT'05),2005,pp.199-207.
- [36]. J.Huang,M.Momenzadeh,andF.Lombardi,"Analysis of missing and additional cell defects in sequentialquantum-dot cellular automata," Integration, the VLSI Journal,vol.40, pp. 503-515,2007.
- [37]. M. Choi, Z. Patitz, B. Jin, F. Tao, N. Park, and M.Choi,"Designinglayout-timingindependentquantum-dotcellularautomata(QCA)circuitsbyglobalasynchrony,"JournalofSystems Architecture,



- vol.53,pp.551-567, 2007.
- [38] M. Choi, M. Choi, Z. Patitz, and N. Park, "Efficient and Robust Delay-Insensitive QCA (Quantum-Dot Cellular Automata) Design," in 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2006, pp. 80-88.
- [39] C. Minsu and P. Nohpill, "Locally synchronous, globally asynchronous design for quantum-dot cellular automata (LSGAQCA)," in 5th IEEE Conference on Nanotechnology, 2005., 2005, pp. 121-124 vol. 1.
- [40] L. Hänninen, "Computer Arithmetic on Quantum-Dot Cellular Automata Nanotechnology," Ph.D thesis. Tampere University of Technology, 2009.
- [41] G. H. Bernstein, "Quantum-dot cellular automata by electric and magnetic field coupling," in Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003., 2003, pp. 223-229.
- [41] T. Cole and J. C. Luth, "Quantum-dot cellular automata," Prog. Quantum Electron., vol. 25, pp. 165-189, 2001.
- [42] J. C. Luth, C. B. Hanna, and J. C. D. Velez, "Eliminating non-logical states from linear quantum-dot cellular automata," Microelectron. J., vol. 32, pp. 81-84, 2001.
- [43] D. P. Kelly and J. C. Luth, "Logic devices for partitioned quantum-dot cells," in Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No. 01EX516), 2001, pp. 374-379.
- [44] L. Jie and J. C. Luth, "3-dimensional configuration to promote timely settling of quantum-dot cellular automata," in 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003., 2003, pp. 770-773 vol. 2.
- [45] E. R. Schuchman and J. C. Luth, "Computing with restricted minima systems," in Proceedings of the 2nd IEEE Conference on Nanotechnology, 2003, pp. 359-362.
- [46] K. Walus, R. A. Budiman, and G. A. Jullien, "Split current quantum-dot cellular automata modeling and simulation," IEEE Transactions on Nanotechnology, vol. 3, pp. 249-255, 2004.
- [47] K. K. Yadavalli, A. O. Orlov, J. P. Timler, C. Lent, and G. L. Snider, "Fanout gate in quantum-dot cellular automata," Nanotechnology, vol. 18, p. 375401, 2007.
- [48] M. Graziano, A. Pulimeno, R. Wang, X. Wei, M. R. Roch, and G. Piccinini, "Process Variability and Electrostatic Analysis of Molecular QCA," J. Emerg. Technol. Comput. Syst., vol. 12, pp. 1-23, 2015.
- [49] J. Timler and C. S. Lent, "Power gain and dissipation in quantum-dot cellular automata," Journal of Applied Physics, vol. 91, pp. 823-831, 2002.
- [50] E. N. Ganesh, "Power Analysis of Quantum Cellular Automata Circuits," Procedia Materials Science, vol. 10, pp. 381-394, 2015.
- [51] M. Abdullah-Al-Shafi, A. N. Bahar, M. A. Habib, M. M. R. Bhuiyan, F. Ahmad, P. Z. Ahmad, et al., "Designing single layer counter in quantum-dot cellular automata with energy dissipation analysis," Ain Shams Engineering Journal, 2017.
- [52] A. N. Bahar, S. Waheed, N. Hossain, and M. Asaduzzaman, "A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis," Alexandria Engineering Journal, 2017.
- [53] M. B. Khosroshahy, M. H. Moaiyeri, K. Navi, and N. Bagherzadeh, "An energy and cost efficient majority-based RAM cell in quantum-dot cellular automata," Results in Physics, vol. 7, pp. 3543-3551, 2017.
- [54] M. Naji Asfestani and S. Rasouli Heikalabad, "A unique structure for the multiplexer in quantum-dot cellular automata to create a revolution in design of nanostructures," Physica B: Condensed Matter, vol. 512, pp. 91-99, 2017.
- [55] M. Naji Asfestani and S. Rasouli Heikalabad, "A novel multiplexer-based structure for random access memory cell in quantum-dot cellular automata," Physica B: Condensed Matter, vol. 521, pp. 162-167, 2017.
- [56] S. R. Kassa, R. K. Nagaria, and R. Karthik, "Energy efficient neoteric design of a 3-input Majority Gate with its implementation and physical proof in Quantum dot Cellular Automata," Nano Communication Networks, vol. 15, pp. 28-40, 2018.
- [57] R. Sherizadeh and N. J. Navimipour, "Designing a 2-to-4 decoder on nanoscale based on quantum-dot cellular automata for energy dissipation improving," Optik, vol. 158, pp. 477-489, 2018.
- [58] H. Jing, M. Xiaojun, and F. Lombardi, "Energy Analysis of QCA Circuits for Reversible Computation"

- ng,"in2006SixthIEEEConferenceonNanotechnology,2006,pp.39-42.
- [59] X. Ma, J. Huang, and F. Lombardi, "A model for computing and energy dissipation of molecular QCA devices and circuits," *ACM Journal on Emerging Technologies in Computing Systems*, vol. 3, pp. 1-30, 2008.
- [60] E. P. Blair, E. Yost, and C. S. Lent, "Power dissipation in clocking wires for clocked molecular quantum-dot cellular automata," *Journal of Computational Electronics*, vol. 9, pp. 49-55, 2009.
- [61] S. Srivastava, A. Asthana, S. Bhanja, and S. Sarkar, "QCAPro - An error-power estimation tool for QCA circuit design," in *2011 IEEE International Symposium of Circuits and Systems (ISCAS)*, 2011, pp. 2377-2380.
- [62] T. Purkayastha, T. Chattopadhyay, D. De, and A. Mahata, "Realization of Data Flow in QCA Tile Structure Circuit by Potential Energy Calculation," *Procedia Materials Science*, vol. 10, pp. 353-360, 2015.
- [63] S. Sheikhfaal, S. Angizi, S. Sarmadi, M. Hossein Moaiyeri, and S. Sayedsalehi, "Designing efficient QCA logical circuits with power dissipation analysis," *Microelectronics Journal*, vol. 46, pp. 462-471, 2015.
- [64] M. B. Tahoori, H. Jing, M. Momenzadeh, and F. Lombardi, "Testing of quantum cellular automata," *IEEE Transactions on Nanotechnology*, vol. 3, pp. 432-442, 2004.
- [65] M. Momenzadeh, M. B. Tahoori, J. Huang, and F. Lombardi, "Quantum cellular automata: new defects and faults for new devices," in *18th International Parallel and Distributed Processing Symposium*, 2004. Proceedings., 2004, p. 207.
- [66] M. B. Tahoori, M. Momenzadeh, H. Jin, and F. Lombardi, "Defects and faults in quantum cellular automata at nanoscale," in *22nd IEEE VLSI Test Symposium*, 2004. Proceedings., 2004, pp. 291-296.
- [67] M. Momenzadeh, M. Ottavi, and F. Lombardi, "Modeling QCA defects at molecular-level in combinational circuits," in *20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05)*, 2005, pp. 208-216.
- [68] R. Farazkish, "A new quantum-dot cellular automata fault-tolerant full-adder," *J. Comput. Electron.*, vol. 14, pp. 506-514, 2015.
- [69] R. Farazkish and F. Khodaparast, "Design and characterization of a new fault-tolerant full-adder for quantum-dot cellular automata," *Microprocessors and Microsystems*, vol. 39, pp. 426-433, 2015.
- [70] A. Roohi, R. F. DeMara, and N. Khoshavi, "Design and evaluation of an ultra-area-efficient fault-tolerant QCA full adder," *Microelectronics Journal*, vol. 46, pp. 531-542, 2015.
- [71] D. Kumar and D. Mitra, "Design of a practical fault-tolerant adder in QCA," *Microelectronics Journal*, vol. 53, pp. 90-104, 2016.